zhongziso
搜索
zhongziso
首页
首页
功能
磁力转BT
BT转磁力
关于
使用教程
免责声明
磁力助手
Learn SystemVerilog Assertions and Coverage Coding in-depth
magnet:?xt=urn:btih:b0cda3743ce4a2b9293a0263f207d6728e2518eb&dn=Learn SystemVerilog Assertions and Coverage Coding in-depth
磁力链接详情
文件列表详情
b0cda3743ce4a2b9293a0263f207d6728e2518eb
infohash:
26
文件数量
744.97 MB
文件大小
2017-5-28 14:15
创建日期
2024-11-13 15:16
最后访问
相关分词
Learn
SystemVerilog
Assertions
and
Coverage
Coding
in-depth
1_-_Welcome_and_Overview/1_-_Introduction_and_Overview.mp4 6.77 MB
5_-_Course_Wrap_up_and_Summary/27_-_Summary_and_Wrap_up.mp4 31.41 MB
4_-_System_Verilog_Functional_Coverage_Coding/25_-_SV_Functoinal_Coverage_Lab_Exercises.mp4 14.35 MB
4_-_System_Verilog_Functional_Coverage_Coding/24_-_Coverage_Methods_Performance_cover_properties_and_misc.mp4 37.49 MB
4_-_System_Verilog_Functional_Coverage_Coding/21_-_Coverage_bins_-_Auto_transition_wildcard_ignore_illegal.mp4 38.31 MB
4_-_System_Verilog_Functional_Coverage_Coding/23_-_Coverage_options_and_usages.mp4 20.96 MB
4_-_System_Verilog_Functional_Coverage_Coding/20_-_SV_Covergroups_and_Coverpoints_-_Basics.mp4 37.93 MB
4_-_System_Verilog_Functional_Coverage_Coding/19_-_Introduction_to_Coverage.mp4 30.48 MB
4_-_System_Verilog_Functional_Coverage_Coding/22_-_SV_Cross_Coverage.mp4 39.92 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/9_-_Sequences_-_Local_Variables_and_Subroutines.mp4 31.27 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/7_-_SequenceOperators_-FirstMatch_Throughout_and_Within.mp4 28.88 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/12_-_Sequences_-_Lab_Exercise_1.mp4 19.19 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/11_-_Sequences_SystemTasks_Functions.mp4 18.23 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/10_-_Sequences_-_Sampled_Value_Functions.mp4 32.31 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/2_-_Introduction_to_Assertions.mp4 28.02 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/3_-_SVA_Basics_-_Immediate_and_Concurrent_Assertions.mp4 36.52 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/6_-_SequenceOperators_-_AND_OR.mp4 27.88 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/5_-_SequenceOperators_-_Repeat_Operators.mp4 26.64 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/4_-_SVA_Basics_-_Sequence_and_Property_Blocks.mp4 41.92 MB
2_-_System_Verilog_Assertions_-_Basics_and_Sequences/8_-_SequenceOperators-_if_else_ended_and_triggered.mp4 23.06 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/13_-_SVA_-_Properties_-_Basics_and_Types.mp4 33.25 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/14_-_SVA_-_Recursive_Properties.mp4 33.21 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/15_-_Clock_resolution_and_Multiple_Clock_sequences.mp4 33.14 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/16_-_SVA_-_Binding_and_expect_property.mp4 28.63 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/17_-_SV_Assertions_-_Tips_and_Best_Usages.mp4 22 MB
3_-_System_Verilog_Assertions_-_Properties_and_Clocking/18_-_Assertions_-_Lab_Exercise_2.mp4 23.19 MB
其他位置